IC for System Reset (with built-in watchdog timer)

Monolithic IC MM1096

March 3, 2004

Outline

This IC functions in a variety of CPU systems and other logic systems to generate a reset signal and reset the system accurately when the power is turned on or interrupted.

It includes a watchdog timer which allows diagnosis of the system operation, so that it prevents system runaway by intermittently generating a reset pulse when system misoperation occurs.

Features

- 1. Built-in watchdog timer
- 2. Low current consumption
- 3. Low operating limit voltage
- 4. Watch dog stop function (RCT pin) included
- 5. Long clock monitoring time TPR (POWER ON): Two (clock monitoring)=1:5
- 6. Fewer outer components

aiscontinue 130µA typ.

Vcc=0.8V


Packages

DIP-8B (MM1096AD, MM1096BD) SOP-8C (MM1096AF, MM1096BF)

Applications

- 1. Reset circuits for microcomputers, CPUs and MPUs
- 2. Reset circuits for logic circuits
- 3. Microcomputer system monitoring, etc.

Pin Assignment



DIP-8B/SOP-8C (TOP VIEW)

1	TC		
2	NC		
3	CK		
4	GND		
5	Vcc		
6	RCT		
7	Vs		
8	RESET		

Pin Description

Pin No.	Pin name	Function								
		Twd, Twr, Tpr variable pins.	T_{PR} (ms) = $500 \times C_T$ (μF)							
1	TC	(Twd, Twr and Tpr times are determined	Two (ms) = $2500 \times C_T$ (μ F)							
		by the external capacitor.)	Twr (ms) = $100 \times C_T$ (μF)							
2	N.C									
3	CK	Clock input pin, inputs clock from logic system								
4	GND	GND pin								
5	Vcc	Voltage detection MM1096A→3.2V, MM1096B→4.2V								
6	RCT	Watchdog timer stop pin Operation modes : Operation → OPEN, Stop → connect to GND								
7	Vs	Detection voltage variable pin	Detection voltage variable pin							
8	RESET	Reset output pin (low output)								

Absolute Maximum Ratings

Item	Symbol	Rating	Units
Power supply voltage	Vcc max.	-0.3-+10	V
CK pin input voltage	Vck	-0.3~Vcc+0.3 (≤+10)	V
Vs pin input voltage	Vvs	-0.3~Vcc+0.3 (≤+10)	V
Voltage applied to RCT pin	Vrct	-0.3~Vcc+0.3 (≤ +10)	V
Voltage applied to RESET pin	Von	-0.3~Vcc+0.3 (≤+10)	V
Allowable loss	Pd	300	mW
Storage temperature	Tstg	-40~+125	°C

Recommended Operating Conditions

Item	Symbol	Rating	Units
Supply Voltage	Vcc	+2.2~+7.0	V
RESET Sink Current	Iol	0~1.0	mA
Watchdog Time Monitoring Time Set value	Twd	0.1~5000	ms
Reset Hold Time at Power Rise Set value	Tpr	0.1~5000	ms
Clock Rise and Fall Time	trc, trc	<100	μs
Operating Temperature	Тор	-25~+75	$^{\circ}$ C

Electrical Characteristics (DC) (Except where noted otherwise, MM1096A: Vcc=3.6V, Ta=25°C, MM1096B: Vcc=5.0V)

Item		Symbol	Measurement conditions	Min.	Тур.	Max.	Units			
Consumption current	MM1096A	Icc	During watchdog timer operation		100	150	μA			
Consumption current	MM1096B	ICC	During wateridog unier operation		130	195	μΑ			
	MM1096A	Vsl	Vs=OPEN, Vcc	3.10	3.20	3.30				
Detection voltage	MM1096B	V SL	VS=O1 EN, VCC	4.05	4.20	4.35	V			
Detection voltage	MM1096A	$ m V_{SH}$	Vs=OPEN, Vcc	3.15	3.25	3.35	v			
	MM1096B	V SH	VS=O1 EN, VCC	4.15	4.30	4.45				
Detection voltage temper	ature coefficient	Vs/⊿T			±0.01		%/°C			
Hystorosis voltago	MM1096A	V _{HYS}	Vsh-Vsl, Vcc	25	50	100	mV			
Hysteresis voltage MM1096B		VHYS	VSH-VSL, VCC	50	100	150	111 V			
CK input three	eshold	V_{TH}		0.8	1.2	2	V			
CK input current		I _{IIH}	A: Vck=3.6V, B: Vck=5.0V		0	1	-11 Λ			
OK input ou	IIIGIIL	\mathbf{I}_{IL}	V _{CK} =0V	-12	12 -6 -2 μA					
Output voltage	MM1096A	$ m V_{OH}$	I RESET =1μA	3.0	3.4		V			
(High)	(High) MM1096B		Vs=OPEN	4.0	4.5] '			
Output voltage (Low)		Vol1	I RESET =0.5mA, Vs=0V		0.2	0.4	\mathbf{v}			
		Vol2	$I \overline{\text{RESET}} = 1.0 \text{mA}, V_S = 0V$ 0.3				•			
R output sync	R output sync current		$V_{RESET} = 1.0V, V_{S} = 0V$	1	2		mA			
C _T charge o	C⊤ charge current		V _{TC} =1.0V during watchdog timer operation	-0.28	-0.48	-0.96	μA			
Or charge of	arront	Іст2	V _{TC} =1.0V during power ON reset operation	-1.60	-2.40	-4.80	μA			
Minimum operat	ing power	Vccl	V RESET =0.4V		0.8	1.0	V			
supply voltage to en	nsure RESET	VCCE	I RESET =0.1mA		0.0	1.0	V			
2,5	disc	5								

Electrical Characteristics (DC) (Except where noted otherwise, MM1096A: Vcc=3.6V, Ta=25°C, MM1096B: Vcc=5.0V) (Except where noted otherwise, resistance unit is Ω)

Ite	Item		Measurement conditions	Min.	Тур.	Max.	Units
Vcc input	MM1096A	Ты	Vcc 3.6V 2.8V	8			μs
pulse width	MM1096B	171	Vcc 4.0V	8			μο
CK input p	ulse width	Тскw	CK or	3			μs
CK inpu	ıt cycle	Тск		20			μs
Watchdo monitorin		Twd	Cτ=0.02μF	25	50	75	ms
Reset t		Twr	Ст=0.02μF	1	2	3	ms
Reset hole power sup		Tpr	Ст=0.02µF, Vcc	5	10	15	ms
Output delay tir	me from Vcc *4	Трр	RESET pin, RL=10k, CL=20pF		2	10	μs
Output ris	Output rise time *5		RESET pin, RL=10k, CL=20pF		2.0	4.0	μs
Output fa	II time *5	tf	RESET pin, RL=10k, CL=20pF		0.2	1.0	μs


Notes:

- *1 Monitoring time is the time from the last pulse (negative edge) of the timer clear clock pulse until reset pulse output. In other words, reset output is output if a clock pulse is not input during this time.
- *2 Reset time means reset pulse width. However, this does not apply to power ON reset.
- *3 Reset hold time is the time from when Vcc exceeds detection voltage (VsH) during power ON reset until reset release (RESET output high).
- *4 Output delay time is the time from when power supply voltage drops below detection voltage (VsL) until reset (RESET output low).
- *5 Voltage range when measuring output rise and fall is 10~90%.
- *6 Watchdog timer monitoring time (Twb), watchdog timer reset time (TwR) and reset hold time (TPR) during power supply rise can be changed by varying C⊤ capacitance. The times are expressed by the following formulae.


TPR (ms) \rightleftharpoons 500 XCT (μ F) TWD (ms) \rightleftharpoons 2500 XCT (μ F) TWR (ms) \rightleftharpoons 100 XCT (μ F) Example : When CT=0.02 μ F TPR \rightleftharpoons 10ms TWD \rightleftharpoons 50ms TWR \rightleftharpoons 2ms

Measuring Circuits

Measuring Circuit 1 (DC)



Measuring Circuit 2 (AC)




Measuring Circuit 1 SW & Power Supply Table

Item	Symbol	SW1	SW2	SW3	SW4	SW5	SW6	V cc	V ck	V ст	RESET	VM, IM	Notes
Consumption current	Icc	OFF	OFF	OFF	ON	ON	A	3.6V	3.6V	0V		Icc	
Detection voltage	Vsl	OFF	OFF	ON	ON	ON	A	3.6V→3V	0V	2V		Vo1, CRT1	
Detection voltage	V _{SH}	OFF	OFF	ON	ON	ON	A	3V →3 .6V	øV	2V		Vo1, CRT1	
CK input threshold	V _{TH}	OFF	OFF	OFF	ON	ON	• A	3.6V	0V→3V	1V		Іск, Уск	
CIV in must accomment	Iпн	OFF	OFF	OFF	ON	ON	A	3.6V	3.6V	0V		Іск	
CK input current	IIL	OFF	OFF	OFF	ON	ON (A	3.6V	0V	0V		Іск	
Output voltage (High)	Voh	ON	OFF	ON	ON	ON	A	3.6V	3.6V	2V	–1μA	Vo1	
Output voltage (Lew)	Vol1	ON	ON	ON	ON	ON	A	3.6V	3.6V	2V	0.5mA	Vo1	
Output voltage (Low)	Vol2	ON	ON	ON	ON	ON	A	3.6V	3.6V	2V	1.0mA	Vo1	
Output sink current	Iol1	OFF	ON	ON	ON	ON	В	3.6V	3.6V	2V		Io1	Vo=1V
C⊤ charge current 1	ITC1	OFF	OFF	OFF	ON	OFF	A	3.6V		1V		Ітс	
Ст charge current 2	Ітс2	OFF	OFF	OFF	ON	OFF	A	3.6V		IV		Ітс	
Minimum operating power	W	ON)	OFF	ON	ON	ON	A	0V→2V	0V	0V		V V	
supply voltage to ensure RESET	Vccl	ON	OFF	ON	ON	UN	A	UV→2V	UV	UV		Vo1, Vcc	

Measuring Circuit 2 SW & Power Supply Table

Item	Symbol	SW1	SW2	Vcca	Vcc	V CKA	V cк	CRT	Notes
Vcc input pulse width	T _P 1	С	В	3.6VT1		1.4VT2T3	_	CRT1	T1_9,10
vcc input puise with	11/1		Б	2.8V	_	0V	_	CRT2	T1=8μs
CK input pulse width	Тскw	A	В		3.6V	1.4V	_	CRT1	T2=3µs
CK input puise width	1 CKW	A	ь	_	3.01	$0V \longrightarrow \overline{T2}$	_	CRT2	12=3μ8
CK input cycle	Тск	A	В		3.6V	1.4V		CRT1	T2_20ug
CK input cycle	1 CK	A	ь	_	3.01	0V	_	CRT2	T3=20µs
Watchdog timer	Twp	A	Α		3.6V		3.6V	CRT1	
monitoring time	1 WD	WD A A -		_	5.07		3.01	CRT2	
Reset time	Twr	A	A		3.6V		3.6V	CRT1	
for watchdog timer	IWR	A	А	_	3.01	_	3.01	CRT2	
Reset hold time for	Tpr	B→A	A		3.6V		3.6V	CRT1	
power supply rise	1 PK	D→A	·A A -		3.0V –		3.01	CRT2	
Output delay time	TPD	С	A	3.6V			0V	CRT1	
from Vcc	110		А	0V *	_	_	0 0	CKII	
Output rise time	TR	A	A	-	3.6V		3.6V	CRT1	
Output fall time	TF	A	A	_	3.6V	-	3.6V	CRT1	

Block Diagram




	RA	Rв
MM1096A	≃305k	≃ 195k
MM1096B	≃350k	≃ 150k

Note 1: C_P=0.1µF approx.

Note 2: C ≥ 1000pF

Note 3: The watchdog timer can be stopped by connecting the RCT pin to GND. Then it functions as a voltage detection circuit.)

Timing Chart



Description of Operation

- 1. RESET goes low when Vcc rises to approximately 0.8V.

 Approximately 1µA (Vcc=0.8V) of pull up current is output from RESET
- 2. Capacitor C_T charging starts when Vcc rises to VsH (MM1096A ≒ 3.25V, MM1096B ≒ 4.3V). Output is in reset state at this time.
- 3. Output reset is released (RESET goes high) after a certain time (TPR), from when C⊤ starts charging until discharge (the time from when C⊤ voltage reaches a certain threshold value 1 (≒ 1.4V) until C⊤ voltage drops to a certain threshold value 2 (≒ 0.2V).

Reset hold time: TPR is as follows.

TPR (ms) $= 500 \times C_T (\mu F)$

C⊤ charging starts again after reset release, and watchdog timer operation begins.

Clock input to the CK pin during C[⊤] charging will cause mis-operation.

- 4. If a clock is input (negative edge trigger) to the CK pin during C_T charging, C switches from charging to discharge.
- 5. Discharge switches to charging when C_T voltage drops to a certain threshold value (≒ 0.2V). Steps 4 and 5 are repeated while a normal clock is input from the logic system.
- 6. Output goes to reset state (RESET goes low) when the clock ceases and Cryoltage reaches reset ON threshold value (= 1.4V).

The formula for C_T charging time (TwD: watchdog timer monitoring time) until reset is output is as follows. TwD (ms) $= 2500 \times C_T (\mu F)$

7. Watchdog timer reset time TwR is the discharge time until C⊤voltage drops to reset OFF threshold value (≒ 0.2V). The formula is as follows.

Twr (ms) $\equiv 100 \times C_T (\mu F)$

After reset OFF threshold value is reached, output reset is released and C_T starts charging. Thereafter, steps 4 and 5 are repeated if a normal clock is input, and when the clock ceases, 6 and 7 are repeated.

- 8. Reset is output when Vcc drops to VsL (MM1096A ≒ 3.2V, MM1096B ≒ 4.2V). C⊤ is charged simultaneously.
- 9. C⊤ charging starts when Vcc rises to VsH.

When Vcc drops momentarily, C_T charging begins after the charge is first discharged, if the time from Vcc dropping below VsL until it rises to VsH is longer than the Vcc input pulse width standard value TPL.

- 10. Output reset is released after Voc goes above VsH and after TpR, and the watchdog timer starts. Thereafter, 8~10 are repeated when Voc goes below VsL.
- 11. When power is OFF, reset is output if Vcc goes below Vsl.
- 12. When Vcc drops to 0V, reset output is held until Vcc reaches 0.8V.
- 13. Output of the reset pulse stops if RCT pin goes "LOW".
- 14.TC pin keeps charging/discharging even if RCT pin goes "LOW". Therefore if RCT is release and C⊤ is discharged at the same time, output goes "LOW" when RCT release. To avoid this operation, input CK before the TWR time of RCT release and discharge C⊤.
- 15.RESET output is released after the power on time in case of startup with RCT pin "LOW". (Operating as a reset with power on reset) The power on reset time is as follows:

 $T_{PR}' = T_{WD} - T_{WR} = 2400 \times C_T (\mu F)$

16.There might be low pluse in output at the C_T switching point from charging to discharging during power on reset at low temperature. If low pluse of reset output is a problem in operation, add capacitance C_{OUT} between RESET - GND. Recommended value is as follows:

Cout (μ F) > $10^4 \times C_T (\mu$ F)/RL (Ω)

17.RESET output keeps "LOW" if CK is input during T_{PR} . RESET output goes "HIGH" once CK is released. Noise jumps into CK easily if CK output of microcomputer is high impedance during T_{PR} . Pull down a resistance (approx. $10-100k\Omega$) to CK pin and lower the impedance or keep the IC away from noise if there's a possibility of defects such as RESET output keeps "LOW" due to CK malfunction caused by noise.