

# I<sup>2</sup>C Bus Controlled 4-Input 1-Output AV Switch Monolithic IC MM1311

June 17, 1999

## Outline

This IC is an I<sup>2</sup>C bus controlled AV switch IC with 4-input 1-output developed for TVs.

## Features

1. Serial control by I<sup>2</sup>C bus
2. 4 inputs and 1 output
3. Video and audio switches can be controlled independently.
4. Includes a 6dB amp in the video channel
5. Incorporates a Y/C mix circuit
6. Slave address can be changed to 90H or 92H.
7. Enables audio mute with an external pin
8. I<sup>2</sup>C bus lines (SDA, SCL) maintain high impedance during power-off.
9. Includes a tri-stated detection function
10. Includes a power-on reset function
11. Two types of audio input impedance are available ; 60k $\Omega$  and 30k $\Omega$   
 MM1311AD : 60k $\Omega$       MM1311BD : 30k $\Omega$

## Package


SDIP-32A (MM1311AD, MM1311BD)

## Applications

1. Televisions
2. Other video equipment

Products to be discontinued

Equivalent Block Diagram



Products to be discontinued

Pin Description

Pin No.	Name	Internal equivalent circuit diagram	Pin No.	Name	Internal equivalent circuit diagram
31 1 7 13 3 9 22	MTV-V V1-V V2-V V3-V V1-Y V2-Y Y <sub>IN</sub>		27 29	Y <sub>OUT</sub> C <sub>OUT</sub>	
5 11 20	V1-C V2-C C <sub>IN</sub>		24 23	L <sub>OUT</sub> R <sub>OUT</sub>	
32 2 8 14 30 4 10 15	MTV-L V1-L V2-L V3-L MTV-R V1-R V2-R V3-R		26	BIAS	
25	V <sub>OUT</sub>		18	SCL	
			17	SDA	
			6 12 16 19	S1 S2 ADR Mute	

Absolute Maximum Ratings (Ta=25°C)


Item	Symbol	Ratings	Units
Storage temperature	T <sub>STG</sub>	-40~+125	°C
Operating temperature	T <sub>OPR</sub>	-20~+75	°C
Power supply voltage	V <sub>CC</sub>	12	V
Allowable power dissipation	P <sub>d</sub>	1500	mW

**Electrical Characteristics** (Ta=25°C, Vcc=9V)

Item	Symbol	Measurement pin	Conditions (unless otherwise indicated, Measurement Circuit Figure 1)	Min.	Typ.	Max.	Units
Operating power supply voltage	Vcc			8	9	10	V
Current consumption	Icc	28	Vcc=9V, no signal, no load		27	35	mA
<b>V<sub>OUT</sub> output</b>							
Voltage gain	G <sub>V</sub>	TP1	Sine wave, 1.0V <sub>P-P</sub> , 100kHz	5.5	6.0	6.5	dB
Frequency characteristics	F <sub>V</sub>	TP1	Sine wave, 1.0V <sub>P-P</sub> , 10MHz/100kHz	-1.0	0	1.0	dB
Differential gain	DG <sub>V</sub>	TP1	V <sub>n</sub> -V : Staircase, 1V <sub>P-P</sub> APL=10~90%	-3	0	3	%
			V <sub>n</sub> -Y : Staircase (luminance signal) 1V <sub>P-P</sub> V <sub>n</sub> -C : Chroma signal 0.3V <sub>P-P</sub> APL=10~90%				
Differential phase	DP <sub>V</sub>	TP1	V <sub>n</sub> -V : Staircase, 1V <sub>P-P</sub> APL=10~90%	-3	0	3	deg
			V <sub>n</sub> -Y : Staircase (luminance signal) 1V <sub>P-P</sub> V <sub>n</sub> -C : Chroma signal 0.3V <sub>P-P</sub> APL=10~90%				
Input dynamic range	D <sub>V1</sub>	SG 1~3	Sine wave, 100kHz Maximum input for total higher harmonic distortion factor < 1.0%	1.6	1.9		V <sub>P-P</sub>
<b>Y<sub>OUT</sub> output</b>							
Voltage gain	G <sub>Y1</sub>	TP2	V <sub>n</sub> -Y : Sine wave, 1.0V <sub>P-P</sub> , 100kHz	5.5	6.0	6.5	dB
	G <sub>Y2</sub>	TP2	Y <sub>IN</sub> : Sine wave, 2.0V <sub>P-P</sub> , 100kHz	-0.5	0	0.5	
Frequency characteristics	F <sub>Y1</sub>	TP2	V <sub>n</sub> -Y : Sine wave, 1.0V <sub>P-P</sub> 10MHz/100kHz	-1.0	0	1.0	dB
	F <sub>Y2</sub>	TP2	Y <sub>IN</sub> : Sine wave, 2.0V <sub>P-P</sub> , 10MHz/100kHz	-1.0	0	1.0	
Differential gain	DG <sub>Y</sub>	TP2	V <sub>n</sub> -Y : Staircase, 1V <sub>P-P</sub> APL=10~90%	-3	0	3	%
			Y <sub>IN</sub> : Staircase, 2V <sub>P-P</sub> , APL=10~90%				
Differential phase	DP <sub>Y</sub>	TP2	V <sub>n</sub> -Y : Staircase, 1V <sub>P-P</sub> APL=10~90%	-3	0	3	deg
			Y <sub>IN</sub> : Staircase, 2V <sub>P-P</sub> , APL=10~90%				
Input dynamic range	D <sub>Y1</sub>	SG2	V <sub>n</sub> -Y : Sine wave 100kHz Maximum input for total higher harmonic distortion factor < 1.0%	1.6	1.9		V <sub>P-P</sub>
	D <sub>Y2</sub>	SG4	Y <sub>IN</sub> : Sine wave, 100kHz Maximum input for total higher harmonic distortion factor < 1.0%	3.2	3.8		
Output impedance	Z <sub>OY</sub>				50		Ω
<b>C<sub>OUT</sub> output</b>							
Voltage gain	G <sub>C1</sub>	TP3	V <sub>n</sub> -C : Sine wave, 1.0V <sub>P-P</sub> , 100kHz	5.5	6.0	6.5	dB
	G <sub>C2</sub>	TP3	C <sub>IN</sub> : Sine wave, 2.0V <sub>P-P</sub> , 100kHz	-0.5	0	0.5	
Frequency characteristics	F <sub>C1</sub>	TP3	V <sub>n</sub> -C : Sine wave, 1.0V <sub>P-P</sub> 10MHz/100kHz	-1.0	0	1.0	dB
	F <sub>C2</sub>	TP3	C <sub>IN</sub> : Sine wave, 2.0V <sub>P-P</sub> , 10MHz/100kHz	-1.0	0	1.0	
Differential gain	DG <sub>C</sub>	TP3	C <sub>IN</sub> : Staircase, 2V <sub>P-P</sub> , APL=10~90%	-3	0	3	%
Differential phase	DP <sub>C</sub>	TP3	C <sub>IN</sub> : Staircase, 2V <sub>P-P</sub> , APL=10~90%	-3	0	3	deg
Input dynamic range	D <sub>C1</sub>	SG3	V <sub>n</sub> -C : Sine wave, 100kHz Maximum input for total higher harmonic distortion factor < 1.0%	2.75	3.25		V <sub>P-P</sub>
	D <sub>C2</sub>	SG5	C <sub>IN</sub> : Sine wave, 100kHz Maximum input for total higher harmonic distortion factor < 1.0%	5.5	6.5		
Input impedance	Z <sub>IC</sub>		V <sub>n</sub> -C, C <sub>IN</sub>	10	15	20	kΩ
Output impedance	Z <sub>OC</sub>				50		Ω
<b>L<sub>OUT</sub> output</b>							
Voltage gain	G <sub>L1</sub>	TP4	b7=0, Sine wave, 2.5V <sub>P-P</sub> , 1kHz	-6.5	-6.0	-5.5	dB
	G <sub>L2</sub>	TP4	b7=1, Sine wave, 2.5V <sub>P-P</sub> , 1kHz	-0.5	0	0.5	
Frequency characteristics	F <sub>L</sub>	TP4	Sine wave, 2.5V <sub>P-P</sub> , 1MHz/1kHz	-3.0	0	1.0	dB


Item	Symbol	Measurement pin	Conditions (unless otherwise indicated, Measurement Circuit Figure 1)	Min.	Typ.	Max.	Units	
Total higher harmonic distortion	THDL	TP4	Sine wave, 2.5V <sub>P-P</sub> , 1kHz		0.03	0.1	%	
Input dynamic range	DL	SG6	Sine wave, 1kHz Maximum input for total higher harmonic distortion factor < 0.5%	2.6	2.8		V <sub>rms</sub>	
Output offset voltage	V <sub>OFFL</sub>	24	L <sub>OUT</sub> pin DC difference during SW switching		0	±15	mV	
Input impedance	Z <sub>IL</sub>			42	60	78	kΩ	
Output impedance	Z <sub>OL</sub>				120		Ω	
<b>R<sub>OUT</sub> output</b>								
Voltage gain	G <sub>R1</sub>	TP5	b7=0, Sine wave, 2.5V <sub>P-P</sub> , 1kHz	-6.5	-6.0	-5.5	dB	
	G <sub>R2</sub>	TP5	b7=1, Sine wave, 2.5V <sub>P-P</sub> , 1kHz	-0.5	0	-0.5		
Frequency characteristics	F <sub>R</sub>	TP5	Sine wave, 2.5V <sub>P-P</sub> , 1MHz/1kHz	-3.0	0	1.0	dB	
Total higher harmonic distortion	THDR	TP5	Sine wave, 2.5V <sub>P-P</sub> , 1kHz		0.03	0.1	%	
Input dynamic range	DR	SG7	Sine wave, 1kHz Maximum input for total higher harmonic distortion factor < 0.5%	2.6	2.8		V <sub>rms</sub>	
Output offset voltage	V <sub>OFFR</sub>	23	R <sub>OUT</sub> pin DC difference during switching		0	±15	mV	
Input impedance	Z <sub>IR</sub>			42	60	78	kΩ	
Output impedance	Z <sub>OR</sub>				120		Ω	
<b>Crosstalk</b>								
V <sub>OUT</sub>	C <sub>TV</sub>	TP1	Measurement Circuit Figure 2 SG1 input : 4.43MHz, 1V <sub>P-P</sub> SG2 input : 4.43MHz, 0.5V <sub>P-P</sub>		-60	-53	dB	
Y <sub>OUT</sub>	C <sub>TY</sub>	TP2			-60	-53	dB	
C <sub>OUT</sub>	C <sub>TC</sub>	TP3			-60	-53	dB	
L <sub>OUT</sub>	C <sub>TL</sub>	TP4		Measurement Circuit Figure 2		-90	-80	dB
R <sub>OUT</sub>	C <sub>TR</sub>	TP5		1kHz, 2.5V <sub>P-P</sub>		-90	-80	dB
<b>Video I/O Pin Voltage</b>								
Input pin voltage	V <sub>VIP</sub>		No signal, no load	4.0	4.3	4.6	V	
Output pin voltage	V <sub>VOP</sub>		V <sub>OUT</sub> pin, No signal, no load	4.1	4.4	4.7	V	
	V <sub>SOP</sub>		Y <sub>OUT</sub> pin, C <sub>OUT</sub> pin, No signal, no load	3.3	3.6	3.9	V	
<b>Audio I/O Pin Voltage</b>								
Input pin voltage	V <sub>AIP</sub>		No signal, no load	4.6	4.9	5.2	V	
Output pin voltage	V <sub>AOP</sub>		No signal, no load	3.9	4.2	4.5	V	
<b>Logic section (Refer to figure below)</b>								
Input voltage L	V <sub>IL</sub>		I <sup>2</sup> C logic low level discrimination value	0.0		1.5	V	
Input voltage H	V <sub>IH</sub>		I <sup>2</sup> C logic high level discrimination value	3.0		5.0	V	
Low level output voltage (SDA)	V <sub>OL</sub>		SDA for 3mA inflow	0.0		0.4	V	
High level input current	I <sub>IH</sub>		when SDA, SCL=4.5V impressed	-10		+10	μA	
Low level input current	I <sub>IL</sub>		when SDA, SCL=0.4V impressed	-10		+10	μA	
Clock frequency	f <sub>SCL</sub>					100	kHz	
Data transmission waiting time	t <sub>BUF</sub>			4.7			μs	
SCL start hold time	t <sub>HD:STA</sub>			4.0			μs	
SCL low level hold time	t <sub>LOW</sub>			4.7			μs	
SCL high level hold time	t <sub>HIGH</sub>			4.0			μs	
SCL start set-up time	t <sub>SU:STA</sub>			4.7			μs	
SDA data hold time	t <sub>HD:DAT</sub>			200			ns	
SDA data set-up time	t <sub>SU:DAT</sub>			250			ns	
SCL rise time	t <sub>R</sub>					1000	ns	
SCL fall time	t <sub>F</sub>					300	ns	
SCL stop set-up time	t <sub>SU:STO</sub>			4.0			μs	

I<sup>2</sup>C BUS Control Signal




### Measurement Circuit


#### ■ Measurement Circuit 1



■ Measurement Circuit 2 (Crosstalk measurement)




I<sup>2</sup>C BUS



The I<sup>2</sup>C BUS is a BUS system developed by Philips for internal use in equipment. Data transmission is carried out by the two SDA and SCL lines, in byte units, with the MSB first from start condition.

Control Register

The control register contains data sent from the master in order to determine the status of each switch.



The data format is set as shown in the figure above. The first 7 bits in the address byte are allocated to the slave address, and the remaining 1 bit is allocated to the read/write bit. The read/write bit is set at 0 when using as a control register.

The MM1311 slave address can be selected as 90H/92H depending on the status of the ADR pin. When the ADR pin is low it is 90H. The relationship between the control register bits and switch control is as shown below.

b7	b6	b5	b4	b3	b2	b1	b0
Audio Gain	S/Comp Select	Video-Select			Audio-Select		

The control register bits are reset to 0 when power is applied.


MM1311 control is carried out by the 2-byte structure of the 1 address byte and 1 control data byte. All of the remaining data (third byte and after) are ignored.

Refer to the separate tables for details on switch control.



**Status Register**

The status register contains data for sending device status to the master.



The data format is set as shown in the figure above. The first 7 bits in the address byte are allocated to the slave address, and the remaining 1 bit is allocated to the read/write bit. The read/write bit is set at 1 when using as a status register.

The MM1311 slave address can be selected as 91H/93H depending on the status of the ADR pin. When the ADR pin is low it is 91H. However, the confirmation response after completion of the status register should be non-acknowledge. The status register output data as shown below.

b7	b6	b5	b4	b3	b2	b1	b0
P-ON RESET	×	S1 OPEN	S1 SEL	S2 OPEN	S2 SEL	×	×

- P-ON RESET : Returns 1 for power on reset. However once data read begins, 0 is returned next.
- S1/S2 OPEN : Returns 0 when the S1/S2 pin is not open, and returns 1 when the S1/S2 pin is open
- S1/S2 SEL : Returns 0 when the S1/S2 pin is not grounded, and returns 1 when the S1/S2 pin is grounded.


S1/S2 OPEN, SEL have 3-value discrimination, and the combinations are as shown below.

S1/S2 pin DC voltage	S1/S2 OPEN	S1/S2 SEL
0.8V or less	0	1
1.3V or more, 3.5V or less	0	0
4.5V or more	1	0

**Power On Reset**

Power on reset is built in to reset each control register to 0 when power is turned on.

Power on reset threshold has hysteresis as shown in the figure below. The IC power on reset status can be discriminated by reading the status register P-ON RESET.



**Switch Control Table**

**1. Video Output**

b6	b5	b4	b3	V <sub>OUT</sub>	Y <sub>OUT</sub>	C <sub>OUT</sub>
0	0	0	0	Mute	Mute	Mute
0	0	0	1	MTV-V	Y <sub>IN</sub>	C <sub>IN</sub>
0	0	1	0	V1-V	Y <sub>IN</sub>	C <sub>IN</sub>
0	0	1	1	V2-V	Y <sub>IN</sub>	C <sub>IN</sub>
0	1	0	0	V3-V	Y <sub>IN</sub>	C <sub>IN</sub>
0	1	0	1	Mute	Mute	Mute
		1	1			
1	0	0	0	Mute	Mute	Mute
1	0	0	1	MTV-V	Y <sub>IN</sub>	C <sub>IN</sub>
1	0	1	0	V1-Y+C	V1-Y	V1-C
1	0	1	1	V2-Y+C	V2-Y	V2-C
1	1	0	0	V3-V	Y <sub>IN</sub>	C <sub>IN</sub>
1	1	0	1	Mute	Mute	Mute
		1	1			


**2. Audio Output**

Mute pin	b2	b1	b0	L <sub>OUT</sub>	R <sub>OUT</sub>
1.5V or less (OPEN)	0	0	0	Mute	Mute
	0	0	1	MTV-L	MTV-R
	0	1	0	V1-L	V1-R
	0	1	1	V2-L	V2-R
	1	0	0	V3-L	V3-R
	1	0	1	Mute	Mute
3.0V or more	1	1	1	Mute	Mute
	—	—	—	Mute	Mute

**3. Audio Gain Switching**

b7	Output gain
0	-6dB output
1	0dB output

Example of Application Circuit



Notes 1 : V<sub>OUT</sub> is set at 4.4V and C<sub>IN</sub> at 4.3V.

Please note that capacitance polarity may vary depending on comb filter bias.

Notes 2 : Each audio output can be muted by making pin 19 high. Mute is off when it is open or low.