

Wide Discriminator Monolithic IC MM1327

Outline

This IC identifies the letter box portion of wide broadcast, etc. video signals. The luminance and chroma signals are used so that the rate of identification on dark screens is increased. Output is the total of 6bit ADC data and character signal, etc. white peak signal discriminator bit, for 7bit data output.
In addition, an EDTV2 simple discrimination function is built-in.

Features

1. Signal level discrimination using composite luminance and chroma signal
2. Discrimination of video signal within horizontal scanning interval can be done every scan due to integrated output
3. Built-in white peak detection circuit for subtitles
4. Built-in EDTV2 simple discrimination function
5. 22H discrimination output (COMB-THROUGH) circuit built-in
6. Built-in window limiter circuit
7. Data output is 7bit serial output format : 6bit ADC + peak detection
8. Operates on +5V single power supply

Package


SDIP-30

Applications


Wide TV

Products to be discontinued

Block Diagram








Pin Assignment



1	I	16	ADCLK
2	Q	17	NRZCLK
3	Y	18	DATA
4	AGND	19	EDTV2
5	MAX	20	VDO
6	VCOM	21	COMB-TH
7	ZR	22	LIMIT-SW
8	INT IN	23	COMB-SW
9	INT OUT	24	NTSC/PAL
10	S/H	25	IR
11	DA	26	DELAY
12	DGND	27	SEPA-LEVEL
13	HD	28	LIMIT-LEVEL
14	VD	29	GC
15	GP	30	Vcc

Pin Description

Pin no.	Pin name	Function	Internal equivalent circuit diagram
1 2 3	I Q Y	Video signal input pin	<p>Internal equivalent circuit diagram for pins 1, 2, and 3. The diagram shows a video signal input stage. The input signal is connected to a node between a 2.2V reference and a 60μ resistor. This node is also connected to a common-emitter amplifier stage. The output of this stage is connected to a 240μ resistor and then to a second common-emitter amplifier stage. The final output is connected to a 120μ resistor and ground. The circuit includes diodes at the input and output stages.</p>
4 12	AGND DGND		
5	MAX	Composite output of input video signal maximum value	<p>Internal equivalent circuit diagram for pin 5. The diagram shows a composite output stage. The output signal is connected to a node between a 2.2V reference and a 400μ resistor. This node is connected to a common-emitter amplifier stage. The final output is connected to ground through a 120μ resistor. The circuit includes diodes at the output stage.</p>
6	VCOM	Internal reference voltage output Connect 1μF between this pin and GND.	<p>Internal equivalent circuit diagram for pin 6. The diagram shows an internal reference voltage output stage. The output signal is connected to a node between a 2.2V reference and a 30Ω resistor. This node is connected to a common-emitter amplifier stage. The final output is connected to ground through a 120μ resistor. The circuit includes diodes at the output stage.</p>
7	ZR	Connection pin for MAX output clamp capacitor	<p>Internal equivalent circuit diagram for pin 7. The diagram shows a connection pin for the MAX output clamp capacitor. The output signal is connected to a node between a 2.2V reference and a 2.2V zener diode. This node is connected to a common-emitter amplifier stage. The final output is connected to ground through a 120μ resistor. The circuit includes diodes at the output stage.</p>
8	INT IN	Integrated circuit input pin Integrated reset done at GP timing.	<p>Internal equivalent circuit diagram for pin 8. The diagram shows an integrated circuit input pin. The input signal is connected to a node between a 2.2V reference and a 5μ capacitor. This node is connected to a common-emitter amplifier stage. The final output is connected to ground through a 120μ resistor. The circuit includes diodes at the output stage.</p>

Pin no.	Pin name	Function	Internal equivalent circuit diagram
9 10	INT OUT S/H	Integrated output pin and sample and hold pins S/H of integration results at HD timing	
11	DA	DAC output for consecutive comparison ADC	
13 15	HD IN GP IN	Timing pulse input pins GP operates even on SCP input (5V _{P-P}).	
14	VD IN	Timing pulse input pin VD operates even on SCP input (5V _{P-P}).	
16	ADCLK	Clock input pin for consecutive ADC	

Products to be discontinued

Pin no.	Pin name	Function	Internal equivalent circuit diagram
17 25 26	NRZCLK IR DELAY	Clock input pins for NRZ discrimination Input CLK is integrated by resistor connected between Pin 25 and GND and internal 20pF, and delay is set by Pin 26 voltage.	
18 19 20 21	DATA EDTV2 VDO COMB-TH	Data output pins	
22 23 24	LIMIT-SW COMB-SW NTSC/PAL	Switching pins	
27	SEPA LEVEL	NRZ discrimination luminance signal SEPA level adjustment pin	
28	LIMIT LEVEL	MAX composite output limit level adjustment pin Limit area: NTSC : 42~241H PAL : 46~291H	
29	GAIN	I, Q gain adjustment pin	
30	Vcc		

Products to be discontinued

Absolute Maximum Ratings

Item	Symbol	Ratings	Units
Operating temperature	T _{OPR}	-20~+75	°C
Storage temperature	T _{STG}	-40~+125	°C
Power supply voltage	V _{CC} max.	7.0	V
Input voltage	V _{IN} max.	GND ≤ V _{IN} ≤ V _{CC}	V
Allowable loss	P _d	800	mW

Recommended Operating Conditions

Item	Symbol	Ratings	Units
Operating temperature	T _{OPR}	-20~+75	°C
Operating voltage	V _{OPR}	4.5~5.5	V

Products to be discontinued

Electrical Characteristics

(Except where noted otherwise, Ta=25°C, V_{CC}=5.0V)

Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Units
Consumption current	I _{CC}			20	30	mA
MAX amp						
Clamping level	Y	V _{YIN}	*1	2.0	2.2	2.4
	I	V _{IIN}	*1	2.0	2.2	2.4
	Q	V _{QIN}	*1	2.0	2.2	2.4
MAX output pin voltage		V max.	*1	2.0	2.2	2.4
Maximum input level	Y	V max.Y		1.0		
	I	V max.I		0.6		
	Q	V max.Q		0.6		
Y input voltage gain		G _Y	*2	-0.5	0.0	0.5
VCA	I	G max.I	V _{GC} =1.2V *3	+11.5	+12.0	+12.5
	Q	G max.Q	V _{GC} =1.2V *3	+11.5	+12.0	+12.5
Minimum gain	I	G min.I	V _{GC} =3.6V *3	-0.5	0.0	0.5
	Q	G min.Q	V _{GC} =3.6V *3	-0.5	0.0	0.5
I, Q gain difference		ΔG _{IQ}	ΔG _{IQ} =G _I -G _Q	-0.5	0.0	0.5
EDTV II discrimination						
NRZ detection level	L	V _{YSL}			5	7
	H	V _{YSH}		27	30	
NRZ detection readout timing	L	V _{CSL}			0.4	0.7
	H	V _{CSH}		1.5	1.8	
NRZCLK pin input current	L	I _{NRZCL}	V _{NRZCLK} =0.4V			1
	H	I _{NRZCH}	V _{NRZCLK} =4.5V			1
IR pin voltage		V _{IR}		2.2	2.4	2.6
EDTV II output voltage L		V _{NL}	INL=1mA			0.4
Trigger signal						
Sync signal separation level	H _{DIN}	V _{THD}	HD	2.30	2.50	2.70
	V _{DIN}	V _{TVD}	VD or SCP	0.63	0.83	1.03
	G _{PIN}	V _{TGP}	GP or SCP	3.69	3.89	4.09
HD pin input current	L	I _{HDL}	V _{HD} =0.4V			1
	H	I _{HDH}	V _{HD} =4.5V			1
VD pin input current	L	I _{VDL}	V _{VD} =0.4V			1
	H	I _{VDH}	V _{VD} =4.5V			1
GP pin input current	L	I _{GPL}	V _{GP} =0.4V			1
	H	I _{GP}	V _{GP} =4.5V			1
COMB-SW switching voltage	L	V _{TCOSL}				0.7
	H	V _{TCO}		2.1		
COMB-TH output voltage L		V _O	I _{COMB} =1mA			0.4
VDO output voltage L		V _{OD}	I _{VDO} =1mA			0.4

Product discontinued

Note 1 : *1 Clamp level and MAX output pin voltage


Measure voltage on each pin when GPIN and HDIN are connected to V_{cc}.

Note 2 : *2 Y input voltage gain

Input a sweep signal to Y input, input a clamp pulse synchronized to H_{SYNC} to GPIN pin, and measure voltage gain at MAX pin for 100kHz.

Note 3 : *3 I, Q max/min gain

Input a square wave signal as shown below and a GPIN signal to I input (or Q input) and GPIN pin, and measure voltage gain at MAX pin.



Note 4 : *4 MAX amp limit level


Measure limit level at MAX pin when LIMIT-SW pin is high. However, the limit range is as follows for the NTSC/PAL pin.

Note 5 : *5 Offset voltage for reset



Connect GPIN pin to V_{cc} and measure potential difference between INT IN pin and INT OUT pin.

Note 6 : *6 Integrated limit voltage


Input a 100% white signal to Y input and a clamp pulse synchronized to H_{SYNC} to GPIN pin. Measure INT OUT pin voltage at integration end at this time.



Timing Chart 1



Timing Chart 2




1. The largest of Y, I and Q video input signals is output on MAX output pin.
2. MAX output date is integrated during horizontal scanning.
3. Integration results are sampled and held at HD pulse timing.
4. Consecutive comparison ADC outputs data as serial data.
(Serial data is 1H delayed from video signal input.)
5. Output data configuration is as shown in the table below.

Data configuration

Y input	PEAK
Peak of more than 50IRE	1
No peak of more than 50IRE	0


Video	DATA
White scanning	00
Black scanning	3F

Timing Chart 3



1. When Y_{IN} input signal matches "10110" at NRZ discrimination timing, it is identified as an EDTV2 signal.
EDTV2 pin is high for EDTV2 identification.

Measuring Circuit



Products to be discontinued